



**$I^3N$**  *Innovative  
Integrated  
Instrumentation  
for Nanoscience*



**POLITECNICO**  
MILANO 1863

High Resolution Electronic Measurements in Nano-Bio Science

# Instrumentation-on-chip

## *The power of Silicon*


Giorgio Ferrari

Milano, June 2025

# OUTLOOK of the LESSON

- Low-level current measurements using CMOS amplifiers
- On-chip LIAs
- Examples of sensor-electronics codesign


# Application Specific Integrated Circuit (ASIC)




Many advantages are *possible* by tailoring the microelectronic chip for a specific application!

# Improving the Signal-to-Noise ratio

## Current sensing



$$\overline{i_{eq}^2} \approx \frac{4kT}{R_F} + \overline{e_n^2} \omega^2 (C_{DUT} + C_{cable} + C_{amp})^2$$





$$C_{DUT} \ll 1 \text{ pF}$$

$$C_{cable} \approx 80 \text{ pF/m}$$

$$C_{amp} \approx 10 \text{ pF discrete comp. amp.}$$

# Improving the Signal-to-Noise ratio

## Current sensing



$$\overline{i_{eq}^2} \approx \frac{4kT}{R_F} + \overline{e_n^2} \omega^2 (C_{\text{DUT}} + C_{\text{cable}} + C_{\text{amp}})^2$$


$< 1 \text{ pF}$

# DC-1MHz Current Amplifier

Integrated resistors value  $< \approx 1\text{M}\Omega$  ! (BW  $\approx 10\text{kHz}$ , noise  $\approx 13\text{pA}$ ),  
**do not use them!**

→ **subthreshold** MOS transistors ( $> T\Omega$ )


- Pseudoresistors (*E. Guglielmi, IEEE JSSC, 2020*)
- matched transistors



Current amplification by matched MOSFETs

G. Ferrari, et al., *Electron. Lett.* **45** (2009) 1278-1280

# Feedback stability and bidirectionality



$I_{in} > 0 \rightarrow \text{n-MOS}$

$I_{in} < 0 \rightarrow \text{p-MOS}$

nMOS-pMOS matching better than 1%  
(non-minimal transistor size)


$$loop\ gain \approx A_{OP}(s) \frac{g_m}{sC_{in}}$$



**C<sub>1</sub>** for feedback stability

$$loop\ gain \approx A_{OP}(s) \frac{C_1}{C_{in} + C_1}$$

# CMOS implementation




AMS  $0.35\mu\text{m}$ , Area =  $0.48\text{mm}^2$

Two stages:

$99 \times 10 = 990$  total gain

$V_{\text{supply}} = \pm 1.5\text{V}$   $I_{\text{bias}} = 20\text{mA}$   
→ battery




- Linearity error < 1%
- Current offset of 12fA
- femtoAmpere capability
- Bandwidth: DC – 1MHz

G. Ferrari, et al., *Electron. Lett.* **45** (2009) 1278-1280


# Noise Spectra

$$\overline{i_{TOT}^2} \cong \frac{4kT}{R_F G^2} + 2qI_{IN} + \overline{e_n^2} \cdot (2\pi f)^2 \cdot (C_{IN} + C_1)^2$$




Equivalent to a  
**100GΩ resistor!**



Limited by the  
external  
transimpedance  
(100kΩ)




# Low-Noise Current Tracking



1pA rms & 5 $\mu$ s time resolution  
(60 electrons)




(b) 15fA rms & 0.5ms time resolution





# The LOCK-IN idea

## Lesson of Sampietro





**Is it possible to integrate a lock-in amplifier into a single chip?**

Credited to Robert Dicke, founder of Princeton Applied Research (PAR) in the 1960's.

# Multiplier

$$\alpha \cos(\omega t + \varphi) \xrightarrow{\quad \times \quad} \cos \omega t \rightarrow \frac{1}{2} \alpha \cos \varphi + \frac{1}{2} \alpha \cos(2\omega t + \varphi)$$

## Analog active multiplier



- High  $1/f$  noise of CMOS
- Operate with small signals




"Small" SNR

# Multiplier


$$\alpha \cos(\omega t + \varphi) \xrightarrow{\quad \times \quad} \cos \omega t \rightarrow \frac{1}{2} \alpha \cos \varphi + \frac{1}{2} \alpha \cos(2\omega t + \varphi)$$

## Analog active multiplier



Avoid if possible

## Digital multiplier



+ flexibility




- high speed ADC
- high speed DSP






- Complexity
- Power consumption
- “Digital noise”
- Trade-off on the CMOS tech.

Avoid if possible

# Passive multiplier



# Passive multiplier




Rail-to-rail multiplier

MOSFET operating as switch, no (low) dc current bias






reduction of the flicker noise

# Frequency analysis - signal




# Frequency analysis - noise




example of TIA:




High frequency noise  $\rightarrow$  DC!




# Frequency analysis - noise



$\approx$  noise of ideal multiplier





# Simple integrated LIA




1. Passive multiplier
2. Keep a low HF noise  
↓  
maximum SNR reduced to 20% respect to an ideal multiplier **OK**
3. Integrator: phase shift of  $90^\circ$ , easily compensated
4. Simple digital control of the multiplier
5. Used to limit the effect of  $1/f$  noise (chopper amplifier)

# Waveform at the input: sinewave



- + as in an ideal LIA the output is given by  $Z_{DUT}$  at  $f_m$
- complexity of the sinewave generation


# Waveform at the input: squarewave



- poor frequency selectivity:  $Z_{DUT}(f_m)$ ,  $Z_{DUT}(3f_m)$ ,  $Z_{DUT}(5f_m)$ ,...
- no impedance spectroscopy
- OK for “pure” capacitive or resistive devices

# A step further...

Smart Sensor System: sensor+electronics **co-design** and **co-packaging**



**single chip** combining sensor and electronics

- **Light:** CMOS imager
- **Capacitance:** fingerprint reader
- **Temperature**

**MEMS technology:**

- **Magnetic field:** compass
- **Force:** accelerometer, gyroscope


**Optimal sensor-electronics connection, multichannel**

# Single chip Airborne PM Detector


## CMOS Particulate Matter detector:

- Compactness
- Low cost / mass production
- Scaled lithography for microelectrodes on chip
- Integrated electronics with **ZeptoFarad** resolution


See the lesson  
on differential  
measurements




P. Ciccarella, et al., *IEEE JSSC* 2016



# On-chip electrodes



AMS 0.35  $\mu\text{m}$  standard  
CMOS technology



Electrodes on chip: stray cap. fF range!

# Interdigitated Electrodes

Sensitive area  $\sim 1\text{mm}^2$




Interdigitated structure

- $C_{el} = 15\text{pF}$
- $\Delta C = 700\text{zF}$  ( $1\mu\text{m}$ )


$$\frac{\Delta C_{el}}{C_{el}} = \frac{700\text{zF}}{15\text{pF}} \sim 0.050\text{ppm!}$$



Differential architecture  
Multichannel architecture



# Area-Resolution tradeoff




$$\overline{i_{eq}^2} \approx \overline{e_n^2} \omega^2 C_{input}^2$$

$$0.1 \text{ aF resolution} \rightarrow C_{input} < 500 \text{ fF} \quad \rightarrow \frac{\Delta C_{el}}{C_{el}} \approx 1.5 \text{ ppm}$$

→ 32 diff. channels (Amp+LIA+Filters) for 1mm<sup>2</sup> sensitive area

# Low pass filter



C is limited to a few pF


CMOS filters are noisy!  
( $\approx 60\mu\text{V}$  @ 1pF)

High gain before the filters!

Noise of the RC filter:

$$\overline{N^2} = \int_0^{+\infty} \frac{4kTR}{|1 + \omega^2 R^2 C^2|} d\omega = \frac{kT}{C}$$

# Measured Capacitive Noise








- 65zF rms Average Noise (BW = 40Hz)
- Noise  $\propto \sqrt{BW}$




# Exp. Results: PM Detection Examples

- Single talc particle deposition ( $\epsilon_r = 2.4$ ) P. Ciccarella, et al., *IEEE JSSC* 2016




5  $\mu\text{m}$



# A step further...

Smart Sensor System: sensor+electronics **co-design**



**single chip** combining sensor and electronics


- Light: CMOS imager
- Capacitance: fingerprint reader
- Temperature

**MEMS technology:**


- Magnetic field: compass
- Force: accelerometer, gyroscope

# CMOS biochip

2+1 major components in a CMOS biochip




- oxide
- corrosion ( $\text{Cl}^-$ )
- biocompatibility?




Hassibi, SiNano 2012

# CMOS biochip

2+1 major components in a CMOS biochip




Hassibi, SiNano 2012



# High-density MicroElectrode Array (MEA)

J. Dragas, V. Viswam, A. Shadmani, Y. Chen, R. Bounik, A. Stettler, M. Radivojevic, S. Geissler, M. E. J. Obien, J. Müller, and A. Hierlemann, "In Vitro Multi-Functional Microelectrode Array Featuring 59760 Electrodes, 2048 Electrophysiology Channels, Stimulation, Impedance Measurement, and Neurotransmitter Detection Channels," *IEEE J. Solid-State Circuits*, vol. 52, no. 6, pp. 1576–1590, 2017




## CMOS chip as active substrate for neural stimulation and recording

X. Yuan, A. Hierlemann, and U. Frey, "Extracellular Recording of Entire Neural Networks Using a Dual-Mode Microelectrode Array With 19,584 Electrodes and High SNR," *IEEE J. Solid-State Circuits*, pp. 1–10, 2021

D. Tsai, D. Sawyer, A. Bradd, R. Yuste, and K. L. Shepard, "A very large-scale microelectrode array for cellular-resolution electrophysiology," *Nat. Commun.*, vol. 8, no. 1, 2017

C. Laborde, F. Pittino, H. A. Verhoeven, S. G. Lemay, L. Selmi, M. A. Jongsma, and F. P. Widdershoven, "Real-time imaging of microparticles and living cells with CMOS nanocapacitor arrays," *Nat. Nanotechnol.*, vol. 10, no. 9, pp. 791–5, 2015.


# High-density MicroElectrode Array




- Electrical stimulation
- Action potential recording
- Neurotransmitter detection (fast scan voltammetry)
- Impedance Spectroscopy (cells mapping)

M. Ballini, et al. *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2705–2719, 2014.



# High-density MicroElectrode Array



# High-density MicroElectrode Array





# 180nm CMOS technology + post processing



Chip: 12 x 8.9 mm<sup>2</sup>; sensing area: 2.43 x 4.48 mm<sup>2</sup>; power dissipation: 86mW

# High-density MicroElectrode Array



A. Hierlemann, *Tech. Dig. - Int. Electron Devices Meet. IEDM*, 2016

# Conclusions

- High-sensitivity instruments on a chip are feasible
- They enable new applications thanks to:
  - Improved performance (noise and/or power and/or speed)
  - Multichannel capability
  - Compactness
  - Access to microelectronic technology for on-chip sensors (some post-processing could be required)
- Co-design of sensor and electronics: no general-purpose chip!